Very Low-Memory Wavelet Compression Architecture Using Strip-Based Processing for Implementation in Wireless Sensor Networks by unknown
Hindawi Publishing Corporation
EURASIP Journal on Embedded Systems
Volume 2009, Article ID 479281, 16 pages
doi:10.1155/2009/479281
Research Article
Very Low-Memory Wavelet Compression Architecture
Using Strip-Based Processing for Implementation in
Wireless Sensor Networks
Li Wern Chew, Wai Chong Chia, Li-minn Ang, and Kah Phooi Seng
Department of Electrical and Electronic Engineering, The University of Nottingham, 43500 Selangor, Malaysia
Correspondence should be addressed to Li Wern Chew, eyx6clw@nottingham.edu.my
Received 4 March 2009; Accepted 9 September 2009
Recommended by Bertrand Granado
This paper presents a very low-memory wavelet compression architecture for implementation in severely constrained hardware
environments such as wireless sensor networks (WSNs). The approach employs a strip-based processing technique where an image
is partitioned into strips and each strip is encoded separately. To further reduce the memory requirements, the wavelet compression
uses a modified set-partitioning in hierarchical trees (SPIHT) algorithm based on a degree-0 zerotree coding scheme to give high
compression performance without the need for adaptive arithmetic coding which would require additional storage for multiple
coding tables. A new one-dimension (1D) addressing method is proposed to store the wavelet coeﬃcients into the strip buﬀer for
ease of coding. A softcore microprocessor-based hardware implementation on a field programmable gate array (FPGA) is presented
for verifying the strip-based wavelet compression architecture and software simulations are presented to verify the performance of
the degree-0 zerotree coding scheme.
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1. Introduction
The capability of having multiple sensing devices to commu-
nicate over a wireless channel and to perform data processing
and computation at the sensor nodes has brought wireless
sensor networks (WSNs) into a wide range of applications
such as environmental monitoring, habitat studies, object
tracking, video surveillance, satellite imaging, as well as for
military applications [1–4]. For applications such as object
tracking and video surveillance, it is desirable to compress
image data captured by the sensor nodes before transmission
because of limitations in power supply, memory storage,
and transmission bandwidth in the WSN [1, 2]. For image
compression in WSNs, it is desirable to maintain a high-
compression ratio while at the same time, providing a low
memory and low-complexity implementation of the image
coder.
Among the many image compression algorithms, wave-
let-based image compression based on set-partitioning in
hierarchical trees (SPIHT) [5] is a powerful, eﬃcient, and
yet computationally simple image compression algorithm. It
provides a better performance than the embedded zerotrees
wavelet (EZW) algorithm [6]. Although the embedded block
coding with optimized truncation (EBCOT) algorithm [7]
which was adopted in the Joint Photographic Experts Group
2000 (JPEG 2000) standard provides a higher compression
eﬃciency as compared to SPIHT, its multilayer coding
procedures are very complex and computationally intensive.
Also, the need for multiple coding tables for adaptive
arithmetic coding requires extra memory allocation which
makes the hardware implementation of the coder more
complex and expensive [7–9]. Thus, from the viewpoint of
hardware implementation, SPIHT is preferred over EBCOT
coding.
In the traditional SPIHT coding, a full wavelet-trans-
formed image has to be stored because all the zerotrees
are scanned in each pass for diﬀerent magnitude intervals
during the set-partitioning operation [5, 10]. The memory
needed to store these wavelet coeﬃcients increases as the
image resolution increases. This in turn increases the cost of
hardware image coders as a large internal or external memory
bank is needed. This issue is also faced in the implementation
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of on-board satellite image coders where the available
memory space is limited due to power constraints [11].
By adopting the modifications in the implementation
of the discrete wavelet transform (DWT) where the wavelet
transformation can be carried out without the need for full
image transformation [12], SPIHT image coding can also
be performed on a portion of the wavelet subbands. The
strip-based image coding technique proposed in [10] which
sequentially performs SPIHT coding on a portion of an
image has contributed to significant improvements in low-
memory implementations for image compression. In strip-
based coding, a few image lines that are acquired in raster
scan format are first wavelet transformed. The computed
wavelet coeﬃcients are then stored in a strip-buﬀer for
SPIHT coding. At the end of the image coding, the strip-
buﬀer is released and is ready for the next set of data lines.
In this paper, a hardware architecture for strip-based
image compression using the SPIHT algorithm is presented.
The lifting-based 5/3 DWT which supports a lossless
transformation is used in our proposed work. The wavelet
coeﬃcients output from the DWT module is stored in
a strip-buﬀer in a predefined location using a new one-
dimension (1D) addressing method for SPIHT coding. In
addition, a proposed modification on the traditional SPIHT
algorithm is also presented. In order to improve the coding
performance, a degree-0 zerotree coding methodology is
applied during the implementation of SPIHT coding. To
facilitate the hardware implementation, the proposed SPIHT
coding eliminates the use of lists in its set-partitioning
approach and is implemented in two passes. The proposed
modification reduces both the memory requirement and
complexity of the hardware coder. Besides this, the fast
zerotree identifying technique proposed by [13] is also
incorporated in our proposed work. Since the recursion of
descendant information checking is no longer needed here,
the processing time of SPIHT coding significantly reduced.
The remaining sections of this paper are organized as fol-
lows. Section 2 presents an overview of the strip-based cod-
ing followed by a discussion on the lifting-based 5/3 DWT
and its hardware implementation in Section 3. Section 4
presents the proposed 1D addressing method for DWT
coeﬃcients in a strip-buﬀer and new spatial orientation tree
structures which is incorporated into our proposed strip-
based coding. Next, a proposal on modifications to the tra-
ditional SPIHT coding to improve its compression eﬃciency
and the hardware implementation of the proposed algorithm
in strip-based coding are presented in Section 5. The pro-
posed work is implemented using our designed microproces-
sor without interlocked pipeline stages (MIPS) processor on
a Xilinx Spartan III field programmable gate array (FPGA)
device and the results of software simulations are discussed
in Section 6. Finally, Section 7 concludes this paper.
2. Strip-Based Image Coding
Traditional wavelet-based image compression techniques
first apply a DWT on a full resolution image. The computed
N-scale decomposition wavelet coeﬃcients that provide a
Wavelet coeﬃcients in a strip buﬀer
Wavelet transform of a full image
SPIHT coding
Figure 1: SPIHT coding is carried out on part of the wavelet
coeﬃcients that are stored in the strip buﬀer.
compact multiresolution representation of the image are
then obtained and stored in a memory bank. Entropy coding
is subsequently carried out to achieve compression. This
type of coding technique that requires the whole image to
be stored in a memory is not suitable for processing large
images especially in a hardware constrained environment
where limited amount of memory is available.
A low-memory wavelet transform that computes the
wavelet subband coeﬃcients on a line-based basis has
been proposed in [12]. This method reduces the amount
of memory required for the wavelet transform process.
While the wavelet transformation of the image data can
be processed in a line-based manner, the computed full
resolution wavelet coeﬃcients still have to be stored for
SPIHT coding because all the zerotrees are scanned in each
pass for diﬀerent magnitude intervals [5, 10].
The strip-based coding technique proposed in [10] which
adopts the line-based wavelet-transform [12] has resulted
in great improvements in low-memory implementations for
SPIHT compression. In strip-based coding, SPIHT coding is
sequentially performed on a few lines of wavelet coeﬃcients
that are stored in a strip buﬀer as shown in Figure 1. Once
the coding is done for a strip buﬀer, it is released and is
then ready for the next set of data lines. Since only a portion
of the full wavelet decomposition subband is encoded at a
time, there is no need to wait for the full transformation
of the image. Coding can be performed once a strip is fully
buﬀered. This enables the coding to be carried out rapidly
and also significantly reduces the memory storage needed for
the SPIHT coding.
Figure 2 shows the block diagram of the strip-based
image compression that is presented in this paper. A few
lines of image data are first loaded into the DWT module
(DWT MODULE) for wavelet transformation. The wavelet
coeﬃcients are computed and then stored in a strip-buﬀer
(STRIP BUFFER) for SPIHT encoding (SPIHT ENCODE).
At the end of encoding, the bit-stream generated is trans-
mitted as the output. In the next few sections, the detailed
function and the hardware architecture of each of these
blocks will be presented.
3. Discrete Wavelet Transform
The DWT is the mathematical core of the wavelet-based
image compression scheme. Traditional two-dimension (2D)
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Figure 3: 2D wavelet decomposition.
DWT first performs row filtering on an image followed by
column filtering. This gives rise to four wavelet subband
decompositions as shown in Figure 3(a). The Low-Low (LL)
subband contains the low-frequency content of an image in
both the horizontal and the vertical dimension. The High-
Low (HL) subband contains the high-frequency content of
an image in the horizontal and low-frequency content of
an image in the vertical dimension. The Low-High (LH)
subband contains the low-frequency content of an image
in the horizontal and high-frequency content of an image
in the vertical dimension, and finally, the High-High (HH)
subband contains the high-frequency content of an image in
both the horizontal and the vertical dimension.
Each of the wavelet coeﬃcients in the LL, HL, LH,
and HH subbands represents a spatial area corresponding
to approximately a 2 × 2 area of the original image [6].
For an N-scale DWT decomposition, the coarsest subband
LL is further decomposed. Figure 3(b) shows the subbands
obtained for a three-scale wavelet decomposition. As a result,
each coeﬃcient in the coarser scale represents a larger spatial
area of the image but a narrower band of frequency [6].
The two approaches that are used to perform the DWT
are the convolutional based filter bank method and the lifting
based filtering method. Between the two methods, the lifting
based DWT is preferred over the convolutional based DWT
for hardware implementation due to its simple and fast
lifting process. Besides this, it also requires a less complicated
inverse wavelet transform [14–18].
3.1. Lifting Based 5/3 DWT. The reversible Le Gall 5/3 filter
is selected in our proposed work since it provides a lossless
transformation. In the implementation of lifting-based 5/3
DWT [18–20], three computation operations—addition,
subtraction, and shift—are needed. As shown in Figure 4,
the lifting process is built based on the split, prediction, and
updating steps. The input sequenceX[n] is first split into odd
and even components for the horizontal filtering process. In
the prediction phase, a high-pass filtering is applied to the
input signal which results in the generation of the detailed
coeﬃcient H[n]. In the updating phase, a low-pass filtering
is applied to the input signal which leads to the generation of
the approximation coeﬃcient L[n]. Likewise, for the vertical
filtering, the split, prediction, and updating processes are
repeated for both the H[n] and L[n] coeﬃcients. Equations
(1) and (2) give the lifting implementation of the 5/3 DWT
filter used in JPEG 2000 [19]:
H[2n + 1] = X[2n + 1]−
⌊




L[2n] = X[2n] +
⌊
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Figure 5: Architecture for DWT MODULE.
3.2. Architecture for DWT MODULE. In our proposed work,
a four-scale DWT decomposition is applied on an image size
of 512 × 512 pixels. For a four-scale DWT decomposition,
the number of lines that is generated at the first scale
when one line is generated in the fourth scale is equal to
eight. This means that the lowest-memory requirement that
we can achieve at each subband with a four-scale wavelet
decomposition is eight lines. Since each wavelet coeﬃcient
represents a spatial area corresponding to approximately a 2
× 2 area of the original image, the number of image rows that
needs to be fed into the DWT MODULE is equal to 16 lines.
Equation (3) shows the relationship between the number of
image rows that are needed for strip-based coding, Rimage and
the level of DWT decomposition to be performed, N :
Rimage = 2N . (3)
Figure 5 shows our proposed architecture for the
DWT MODULE. In the initial stage (where N = 1),
image data are read into the DWT MODULE in a row-by-
row order from an external memory where the image data
are kept. Row filtering is then performed on the image row
and the filtered coeﬃcients are stored in a temporary buﬀer
(TEMP BUFFER). As soon as four lines of row-filtered
coeﬃcients are available, column filtering is then carried
out. The size of TEMP BUFFER is four lines multiplied by
the width of the image. The filtered DWT coeﬃcients HH,
HL, LH, and LL are then stored in the STRIP BUFFER.
For an N-scale DWT decomposition where N > 1, LL
coeﬃcients that are generated in stage (N − 1) are loaded
from the STRIP BUFFER back into the TEMP BUFFER. A
N-scale DWT decomposition is then performed on these
LL coeﬃcients. Similarly, the DWT coeﬃcients generated in




























Figure 6: Symmetric extension in strip-based coding.
the N-level are then stored back into the STRIP BUFFER.
The location of each wavelet coeﬃcient to be stored in the
STRIP BUFFER is provided by the new address calculation
unit and will be discussed in Section 4.
3.3. Symmetric Extension in Strip-Based Coding. From (1)
and (2), it can be seen that to calculate the wavelet
coeﬃcient (2n + 1), wavelet coeﬃcients (2n) and (2n + 2)
are also needed. For example, to perform column filtering
at image row 15, image rows 14 and 16 are needed as
shown in Figure 6(a). However, in our proposed strip-based
coding, only a strip image of size 16 rows is available at a
time. Thus, during the implementation of the strip-based
5/3 transformation, a symmetric extension using reflection
method is applied at the edges of the strip image data as
shown in Figure 6(b). Compared to the traditional 2D DWT
which performs wavelet transformation on a full image,
the wavelet coeﬃcient output from the DWT MODULE
is expected to be slightly diﬀerent due to the symmetric
extension carried out. Analysis from our study shows that the
percentage error in wavelet coeﬃcient value is not significant
since only an average of 0.81% diﬀerences is observed.
It should be noted that the strip-based filtering can also
support the traditional full DWT if the number of image lines
for strip-based filtering is increased from 16 lines to 24 lines.
This is because each wavelet coeﬃcient at N-scale would
require one extra line of wavelet coeﬃcients at N − 1 scale
for the 5/3 DWT. Thus, for a four-scale DWT, a total of eight
additional image lines are required. This approach is applied
in the strip-based coding proposed in [10] which uses the
line-based DWT implementation proposed in [12]. However,
in order to achieve the low memory implementation of image
coder, our proposed work described in this paper applies the
reflection method for its symmetric extension in the DWT
implementation.
4. Architecture for STRIP BUFFER
The wavelet coeﬃcients generated from the DWT MODULE
are stored in the STRIP BUFFER for SPIHT coding. The
number of memory lines needed in STRIP BUFFER is equal
to two times the lowest-memory requirement that we can
achieve at each subband. Therefore, the size of the strip-
buﬀer is equal to the number of image rows needed for strip-
based coding multiplied by the number of pixels in each row.
Equation (4) gives the size of a strip-buﬀer:
Size of strip buﬀer = Rimage ×Width of image. (4)
4.1. Memory Allocation of DWT Coeﬃcients in
STRIP BUFFER. To facilitate the SPIHT coding, the
DWT coeﬃcients obtained from the DWT MODULE are
stored in a strip buﬀer in a predetermined location. Figure 7
shows a memory allocation example of the DWT coeﬃcients
in the STRIP BUFFER. The parent-children relationship
of SPIHT spatial orientation tree (SOT) structure using an
example of an 8 × 8 three-scale DWT decomposed image
is shown in Figure 7(a). For hardware implementation,
the 2D data are necessary to be stored in a 1D format as
shown in Figure 7(b). Researchers in [9] have introduced
an addressing method to rearrange the DWT coeﬃcients in
a 1D array format for practical implementation. However,
their proposed method works only on the pyramidal
structure of DWT decomposition as shown in Figure 7(a).
In our proposed work, the initial collection of DWT
coeﬃcients is a mixture of LL, HL, LH, and HH components
as shown in Figures 7(c)–7(e). In addition, to simplify the
proposed modified SPIHT coding which will be explained
in the next section, it is preferred that the DWT coeﬃcients
in the strip-buﬀer are stored in a predetermined location as
shown in Figure 7(b). For these two reasons, a new address
calculating unit is needed in the DWT MODULE.
Table 1 records the predefined rules to calculate the new
addresses of DWT coeﬃcients in the STRIP BUFFER. The
DWT coeﬃcients in the STRIP BUFFER are arranged in such
a manner that each parent node will have its four direct
oﬀsprings in a consecutive order. Besides this, it can be
seen from Table 1 that the proposed new address calculation
circuit only requires address rewiring and therefore does not
cause an increase in hardware complexity in the implemen-
tation of our proposed work.

































































































































(c2) 1-D DWT arrangement (scale 1)(c1) 2-D DWT arrangement (scale 1)
(d1) 2-D DWT arrangement (scale 2) (d2) 1-D DWT arrangement (scale 2)
(e1) 2-D DWT arrangement (scale 3) (e2) 1-D DWT arrangement (scale 3)
(a) 2-D DWT arrangement (scale 3)














































































































































































































































































































































































































































































Figure 7: Memory allocation of DWT coeﬃcients in STRIP BUFFER.
4.2. New Spatial Orientation Tree Structure. In our proposed
strip-based coding, a four-scale DWT decomposition is per-
formed on a strip image of size equal to 16 rows. Thus, at
the highest LL, HL, LH, and HH subbands, a single line of 32
DWT coeﬃcients is available at each subband.
Since each node in the original SPIHT SOT has 2 × 2
adjacent pixels of the same spatial orientation as its descen-
dants, the traditional SPIHT SOT is not suitable for applica-
tion in our proposed work. The strip-based SPIHT algorithm
proposed by [10] is implemented with zerotree roots starting
from the HL, LH, and HH subbands. Although this method
can be used in our proposed work, a lower performance of
the strip-based SPIHT coding is expected. This is because
when the number of SOT is increased, many encoding bits
will be wasted especially at low bit-rates where most of the
coeﬃcients have significant numbers of zeros [10, 21].
In [21], new SOT structures which take the next four pix-
els of the same row as its children for certain subbands were
introduced. The proposed new tree structures are named
SOT-B, SOT-C, SOT-D, and so on depending on the number
of scales the parent-children relationship has changed. In the
proposed work, the virtual SPIHT (VSPIHT) algorithm [22]
is applied in conjunction with new SOTs. In VSPIHT coding,
a real LL subband is replaced with zero value coeﬃcients and
the LL subband is further virtually decomposed by V-levels.
The LL coeﬃcients are then scalar quantized.
In our work presented in this paper, SOT-C proposed
in [21] is applied together with a two-level of virtual
decomposition on the LL subband. However, instead of
replacing the LL coeﬃcients with zero value, our proposed
work treats these coeﬃcients as the virtual HL, LH, and HH
coeﬃcients as shown in Figure 8. The total number of root
nodes during the initialization stage is equal to eight, that
is, two roots without the descendant and two roots for each
of the HL, LH, and HH subbands. With the modified SOT, a
longer tree structure is obtained. This means that the number
of zerotrees that needs to be coded at every pass is fewer.
As a result, the number of bits that are generated during
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Table 1: Predefined rules to calculate the new addresses of DWT coeﬃcients in STRIP BUFFER of size 16 × 512 pixels.
N-scale DWT N = 1 N = 2 N = 3 N = 4
decomposition (MSB) (LSB) (MSB) (LSB) (MSB) (LSB) (MSB) (LSB)
Initial address of A12A11A10A9A8A7A6A5 — — —
image pixel A4A3A2A1A0
Initial address — A10A9A8A7A6A5A4 A8A7A6A5A4A3A2 A6A5A4A3 A2A1A0
of LL pixel A3A2A1A0 A1A0
New address of
DWT




( A12∗1024 ) + ( A11∗512 ) + ( A10∗2 ) ( A10∗256 ) + ( A9∗2 ) ( A8∗2 ) + ( A7∗256 ) ( A6∗64 ) + ( A5∗16 )
Equivalent + ( A9∗4096 ) + ( A8∗256 ) + ( A8∗1024 ) + ( A7∗128 ) + ( A6∗64 ) +( A5∗32 ) + ( A4∗8 ) + ( A3∗4 ) +
mathematical + ( A7∗128 ) + ( A6∗64 ) + ( A6∗64 ) + ( A5∗32 ) + ( A4∗16 ) ( A2∗2 ) + ( A1∗1 ) +
equation for new + ( A5∗32 ) + ( A4∗16 ) + ( A4∗16 ) + ( A3∗8 ) + ( A3∗8 ) + ( A2∗4 ) ( A0∗32 )
address + ( A3∗8 ) + ( A2∗4 ) + ( A2∗4 ) + ( A1∗1 ) + ( A1∗1 ) + ( A0∗128 )








































Figure 8: Proposed new spatial orientation tree structures.
the early stage of the sorting pass is significantly reduced
[21, 22].
5. Set-Partitioning in Hierarchical Trees
In SPIHT coding, three sets of coordinates are encoded [5]:
Type H set which holds the set of coordinates of all SOT
roots, Type A set which holds the set of coordinates of all
descendants of node (i, j), and Type B set which holds the set
of coordinates of all grand descendants of node (i, j). The
order of subsets which are tested for significance is stored
in three ordered lists: (i) List of significant pixels (LSPs), (ii)
List of insignificant pixels (LIPs), and (iii) List of insignificant
sets (LISs). LSP and LIP contain the coordinates of individual
pixels whereas LIS contains either the Type A or Type B set.
SPIHT encoding starts with an initial threshold T0 which
is normally equal to K power of two where K is the number
of bits needed to represent the largest coeﬃcient found in
the wavelet-transformed image. The LSP is set as an empty
list and all the nodes in the highest subband are put into the
LIP. The root nodes with descendants are put into the LIS.
A coeﬃcient/set is encoded as significant if its value is larger
than or equal to the threshold T , or as insignificant if its value
is smaller than T . Two encoding passes which are the sorting
pass and the refinement pass are performed in the SPIHT
coder.
During the sorting pass, a significance test is performed
on the coeﬃcients based on the order in which they are
stored in the LIP. Elements in LIP that are found to be
significant with respect to the threshold are moved to the
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Figure 9: Two Combinations in modified SPIHT algorithm. (a) Combination 1: DESC(i, j) = 1 and GDESC(i, j) = 1, (b) Combination 2:
DESC(i, j) = 1 and GDESC(i, j) = 0.
LSP list. A significance test is then performed on the sets
in the LIS. Here, if a set in LIS is found to be significant,
the set is removed from the list and is partitioned into four
single elements and a new subset. This new subset is added
back to LIS and the four elements are then tested and moved
to LSP or LIP depending on whether they are significant or
insignificant with respect to the threshold.
Refinement is then carried out on every coeﬃcient that is
added to the LSP except for those that are just added during
the sorting pass. Each of the coeﬃcients in the list is refined
to an additional bit of precision. Finally, the threshold is
halved and SPIHT coding is repeated until all the wavelet
coeﬃcients are coded or until the target rate is met. This
coding methodology which is carried out under a sequence
of thresholds T0,T1,T2,T3 . . . TK−1 where Ti = (Ti−1/2) is
referred to as bit-plane encoding.
From the study of SPIHT coding, it can be seen that
besides the individual tree nodes, SPIHT also performs
significance tests on both the degree-1 zerotree and degree-
2 zerotree. Despite improving the coding performance by
providing more levels of descendant information for each
coeﬃcient tested as compared to the EZW which only
performs significance test on the individual tree nodes and
the degree-0 zerotree, the development of SPIHT coding
neglects the coding of the degree-0 zerotree.
Analysis from our study involving degree-0 to degree-2
zerotree coding found that the coding of degree-0 zerotree
which has been removed during the development of SPIHT
coding is important and can lead to a significant improve-
ment in zerotree coding eﬃciency. Thus, in the next sub-
section, a proposed modification of SPIHT algorithm which
reintroduces the degree-0 zerotree coding methodology will
be presented. It should be noted that in our proposed
modified SPIHT coding, significance tests performed on
individual tree nodes, Type A, and Type B sets are referred
to as SIG, DESC, and GDESC, respectively.
5.1. Proposed SPIHT-ZTR Coding. In the traditional SPIHT
coding on the sets in the LIS, significance test is first
performed on the Type A set. If Type A set is found to
be significant, that is, DESC(i, j) = 1, its 2 × 2 oﬀsprings
(k, l) ∈ O(i, j) are tested for significance and are moved
to LSP or LIP, depending on whether they are significant,
that is, SIG(k, l) = 1 or insignificant, that is, SIG(k, l) =
0, with respect to the threshold. Node (i, j) is then added
back to LIS as the Type B set. Subsequently, if Type B
is found to be significant, that is, GDESC(i, j) = 1, the
set is removed from the list and is partitioned into four
new Type A subsets and these subsets are added back to
LIS. Here, we are proposing a modification in the order in
which the DESC and GDESC bits are sent. In the modified
SPIHT algorithm, the GDESC(i, j) bit is sent immediately
when the DESC(i, j) is found to be significant. As shown in
Figure 9, when DESC(i, j) = 1, four SIG(k, l) bits need to be
sent. However, whether the DESC(k, l) bits need to be sent
depends on the result of GDESC(i, j). Thus, there are two
possible combinations here: Combination 1: DESC(i, j) = 1
and GDESC(i, j) = 1; Combination 2: DESC(i, j) = 1 and
GDESC(i, j) = 0.
Combination: DESC(i, j) = 1 and GDESC(i, j) = 1. When
the significance test result of GDESC(i, j)equals 1, it indicates
that there must be at least one grand descendant node under
(i, j) that is significant with respect to the current threshold
T . Thus, in order to locate the significant node or nodes,
four DESC(k, l) bits need to be sent in addition to the four
SIG(k, l) bits where (k, l) ∈ O(i, j). Table 2 shows the results
of an analysis carried out on six standard test images on
the percentage of occurrence of possible outcomes of the
SIG(k, l) and DESC(k, l) bits.
As shown in Table 2, the percentage of occurrence of
the outcome SIG = 0 and DESC = 0 is much higher than
the other remaining three outcomes. Thus, in our proposed
modified SPIHT coding, Huﬀman coding concept is applied
to code all these four possible outcomes of SIG and DESC
bits. By allocating fewer bits to the most likely outcome
of SIG = 0 and DESC = 0, an improvement in the coding
gain of SPIHT is expected. It should be noted that this
outcome where SIG = 0 and DESC = 0 is also equivalent
to the significance test of zerotree root (ZTR) in the EZW
algorithm. Therefore, by encoding the root node and
descendant of an SOT using a single symbol, the degree-0
zerotree coding methodology has been reintroduced into our
proposed modified SPIHT coding which for convenience is
termed the SPIHT-ZTR coding scheme.
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Table 2: The percentage (%) of occurrence of possible outcomes of the SIG(k, l) and DESC(k, l) bits for various standard gray-scale test
images of size 512 × 512 pixels under Combination 1: DESC(i, j) = 1 and GDESC(i, j) = 1. Node (i, j) is the root node and (k, l) is the
oﬀspring of (i, j).
Test Image
SIG(k, l) = 0 and SIG(k, l) = 0 and SIG(k, l) = 1 and SIG(k, l) = 1 and
DESC(k, l) = 0 DESC(k, l) = 1 DESC(k, l) = 0 DESC(k, l) = 1
Lenna 42.60 32.67 11.49 13.24
Barbara 42.14 35.47 10.70 11.69
Goldhill 44.76 28.13 14.07 13.04
Peppers 44.39 34.49 9.41 11.71
Airplane 44.01 25.22 16.51 14.26
Baboon 42.71 28.30 14.97 14.02
Equivalent symbol in EZW ZTR IZ POS/NEG POS/NEG
Bits assignment in the proposed work “0” “10” “110” “111”
Table 3: The percentage (%) of occurrence of possible outcomes of the ABCD for various standard grayscale test images of size 512 × 512
pixels under Combination 2: DESC(i, j) = 1 and GDESC(i, j) = 0. ABCD refers to the significance of the four oﬀsprings of node (i, j).
Possible outcome of ABCD
Test Image Bits assignment in the proposed work
Lenna Barbara Goldhill Peppers Airplane Baboon
0001 15.40 14.66 15.25 15.15 15.27 14.70 “00”
0010 14.87 14.21 14.41 14.76 15.84 14.67 “1” + “01”
0100 14.79 13.66 15.72 15.23 15.96 14.78 “10”
1000 15.21 13.96 14.83 15.02 15.70 15.26 “11”
0011 4.81 5.93 5.21 5.20 5.34 5.48 “0011”
0101 5.48 5.51 5.38 4.98 4.92 4.95 “0101”
0110 4.60 4.41 4.25 4.24 3.96 4.54 “0110”
1001 4.34 4.38 4.15 4.39 3.96 4.56 “1001”
1010 5.33 5.58 5.12 5.06 5.21 4.86 “1010”
1100 4.84 5.24 5.32 5.37 5.26 5.25 “0” + “1100”
0111 2.27 2.69 2.34 2.31 1.86 2.36 “0111”
1011 2.26 2.51 2.12 2.37 1.85 2.31 “1011”
1101 2.16 2.56 2.21 2.20 1.95 2.47 “1101”
1110 2.28 2.43 2.37 2.32 1.84 2.40 “1110”
1111 1.36 2.27 1.32 1.40 1.08 1.41 “1111”
Combination: DESC(i, j) = 1 and GDESC(i, j) = 0. When
DESC(i, j) = 1 and GDESC(i, j) = 0, it indicates that the
SOT is a degree-2 zerotree where all the grand descendant
nodes under (i, j) are insignificant. It also indicates that at
least one of the four oﬀsprings of node (i, j) is significant. In
this situation, four SIG(k, l) bits where (k, l) ∈ O(i, j) need
to be sent. Let the significance of the four oﬀsprings of node
(i, j) be referred to as “ABCD.” Here, a total of 15 possible
combinations of ABCD can be obtained as shown in Table 3.
The percentage of occurrence of possible outcomes of ABCD
is determined for various standard test images and the results
are recorded in Table 3.
From Table 3, it can been seen that the first four ABCD
outcomes of “0001,” “0010,” “0100,” an “1000” occur more
frequently as compared to the other remaining 11 possible
outcomes. Like in Combination 1, Huﬀman coding concept
is applied to encode all the outcomes of ABCD. The output
bits assignment for each of the 15 possible outcomes of
ABCD is shown in Table 3. Since fewer bits are needed to
encode the most likely outcomes of ABCD, that is, “0001,”
“0010,” “0100,” and “1000”, an improved performance of the
SPIHT coding is anticipated.
It should be noted that in both Combinations 1 and 2, all
the wavelet coeﬃcients that are found to be insignificant are
added to the LIP and those that are found to be significant
are added to the LSP. The sign bit for those significant
coeﬃcients are also output to the decoder.
5.2. Listless SPIHT-ZTR for Strip-Based Implementation.
Although the proposed SPIHT-ZTR coding is expected to
provide an eﬃcient compression performance, its imple-
mentation in a hardware constrained environment is diﬃ-
cult. One of the major diﬃculties encountered is the use
of three lists to store the coordinates of the individual
coeﬃcients and subset trees during the set-partitioning
operation. The use of these lists will increase the complexity
and implementation cost of the coder since memory man-
agement is required and a large amount of storage is needed
































Is (i, j) a root node
DESC PREV
(parent of (i, j)) = 1
SIG PREV(i, j) = 1
DESC PREV
(i, j) = 1
GDESC PREV
(parent of (i, j)) = 1
Output SIG(i, j). Set




(i, j) = 1
Output DESC(i, j).
Set DESC PREV(i, j)
= DESC(i, j)
DESC PREV
(i, j) = 1
GDESC PREV
(i, j) = 1
Output GDESC(i, j).
Set GDESC PREV(i, j)
= GDESC(i, j)
(a) Sorting pass and refinement pass.
Output “0” if
SIG(i, j) = 0 & DESC(i, j) = 0
Set SIG PREV(i, j) = SIG(i, j)
and DESC PREV(i, j)
= DESC(i, j)
Output “110” if
SIG(i, j) = 1 & DESC(i, j) = 0
Set SIG PREV(i, j) = SIG(i, j)
and DESC PREV(i, j)
= DESC(i, j)
Output “10” if
SIG(i, j) = 0 & DESC(i, j) = 1
Set SIG PREV(i, j) = SIG(i, j)
and DESC PREV(i, j)
= DESC(i, j)
Output “111” if
SIG(i, j) = 1 & DESC(i, j) = 1
Set SIG PREV(i, j) = SIG(i, j)




(b) Combination 1: DESC(i, j) = 1 and GDESC(i, j) = 1
Figure 10: Continued.





Is (i, j) first
direct oﬀspring
Output bit assignment
(refer to Table 3). Set
SIG PREV(x, y) = SIG(x, y)
where (x, y) is the four
direct oﬀsprings
Output SIG(i, j).
Set SIG PREV(i, j)
= SIG(i, j)
Is SIG PREV
(next 3 oﬀsprings) = 0
Combination #2:
C
Skip coding for next three
coeﬃcients
(c) Combination 2: DESC(i, j) = 1 and GDESC(i, j) = 0.
Figure 10: Listless SPIHT-ZTR for strip-based implementation.
to maintain these lists [23, 24]. In this subsection, a listless
SPIHT-ZTR for strip-based implementation is proposed.
The proposed algorithm not only has all the advantages that
a listless coder has but is also developed for the low-memory
strip-based implementation of SPIHT coding. The flow chart
of the proposed algorithm is shown in Figure 10.
In our proposed listless SPIHT-ZTR algorithm, three
significance maps known as SIG PREV, DESC PREV, and
GDESC PREV are used to store the significance of the
coeﬃcient, the significance of the descendant, and the signif-
icance of the grand descendant, respectively. The SIG PREV
information is stored in a one-bit array which has a size
equal to the size of the strip-buﬀer. In comparison, the array
size of DESC PREV is only a quarter that of SIG PREV
since the leaf nodes have no descendant and the array size
of GDESC PREV is only one-sixteenth that of SIG PREV
since the nodes in the lowest two scales have no grand
descendant.
In listless SPIHT-ZTR coding, the memory needed to
store the significance information during the entropy coding
is very small when compared to SPIHT and listless zerotree
coder (LZC) [24]. In SPIHT, three lists are used and in LZC,
the significance flags FC and FD are equal to the image size,
and a quarter of the image size, respectively. In our proposed
coding scheme, the significance maps storage is cleared and
released for coding of the next image strip after the coding is
done for each image strip.
It should be noted that the peak signal-to-noise ratio
(PSNR) performance of our proposed listless SPIHT-ZTR
coding is similar to that obtained using the original SPIHT
algorithm at the end of every bit-plane. The number of
















































Figure 11: Architecture for SPIHT ENCODE.
exactly the same except that the sequence in which the bits
are produced is diﬀerent.
Similar to the other listless coders, the sorting and
refinement passes in the traditional SPIHT algorithm are
merged into one single pass in the proposed listless SPIHT-
ZTR algorithm. This makes the control flow of our proposed
coding simple and easy to implement in hardware [23, 24].
5.3. Architecture for SPIHT ENCODE. Figure 11 shows our
proposed SPIHT ENCODE architecture. Since the wavelet
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Figure 12: Significance information for each coeﬃcient at each bit plane is determined and is stored in buﬀers when the SOT is scanned
from the bottom to the top.
coeﬃcients in the STRIP BUFFER are arranged in a pyra-
midal structure where the parent nodes are always on top
of their descendant nodes, the proposed listless SPIHT-ZTR
coding is implemented using a one-pass upward scanning
and a one/multipass downward scanning methodology as
explained below.
One-Pass Upward Scanning—Significance Data Collection.
This scanning method starts from the leaf nodes up to the
roots, that is, from the bottom to the top of STRIP BUFFER.
While the SOT is being scanned, the DESC and GDESC sig-
nificance information for each coeﬃcient at each bit-plane is
determined and stored in temporary buﬀers DESC BUFFER
and GDESC BUFFER.
This significance data collection process is carried out
in parallel for all bit-planes as shown in Figure 12. The SIG
information is obtained directly from the STRIP BUFFER
whereas the DESC and GDESC information for a coeﬃcient
is obtained by OR-ing the SIG and DESC results of its four
oﬀsprings, respectively. It should be noted that the proposed
significance data collection process is analogous to the fast
zerotree identifying technique proposed in [13]. With all
the significance information precomputed and stored, this
results in a fast encoding process since the significance
information can be readily obtained from the buﬀers during
the SPIHT-ZTR coding.
One/Multi-Pass downward Scanning—Listless SPIHT-ZTR
Coding. SPIHT-ZTR coding as described in Figure 10
is performed on the DWT coeﬃcients stored in the
STRIP BUFFER. Similar to the traditional SPIHT coding, a
bit-plane coding methodology can be applied here. Although









































































































Figure 13: Architecture of our modified MIPS processor.
a fully embedded bit-stream cannot be obtained because
only a portion of the image is encoded at a time, the
proposed strip-based image compression scheme has a
partially embedded property. Each SOT in the strip-buﬀer is
encoded in the order of importance, that is, those coeﬃcients
with a higher magnitude are encoded first. This allows
region-of-interest (ROI) coding since a higher number of
encoding pass can be set for a strip that contains the targeted
part of the image.
On the other hand, a non-embedded SPIHT-ZTR coding
can be performed using the one-pass downward scanning
methodology. Here, instead of scanning the SOT for diﬀerent
magnitude intervals, each coeﬃcient in the tree can be
scanned starting from its most-significant-bit (MSB) to the
least-significant-bit (LSB). Since all the significance informa-
tion needed for all bit-planes is stored during the upward
scanning process, a full bit-plane encoding can be carried out
on one coeﬃcient followed by the next coeﬃcient.
Not only does the proposed listless SPIHT-ZTR coding
require less memory and reduce the complexity in the imple-
mentation of the coder by eliminating the use of listsbut also
the upward-downward scanning methodology simplifies the
encoding process and allows a faster coding speed.
6. Microprocessor-Based Implementation and
Simulation Results
The proposed strip-based SPIHT-ZTR architecture was
implemented using a softcore microprocessor-based appr-
oach on a Xilinx Spartan III FPGA device. A customized
implementation of the MIPS processor architecture [25] was
adopted. Figure 13 shows the architecture of our proposed
MIPS processor which is a modified version of the MIPS
architecture presented in [25] in order to simplify the
processor architecture and to facilitate the implementation
of strip-based image compression.
First, a simplified forwarding unit is incorporated into
our MIPS architecture. This unit allows the output of the
arithmetic logic unit (ALU) to be fedback to the ALU itself
for computation. The data forwarding operation is con-
trolled by the result derived from the AND operation which
is stored in the register FWD. Instead of having to detect data
hazard like in the traditional MIPS architecture, a specific
register number (register 31) is used to inform the processor
to use the data directly from the previous ALU operation.
Next, the MIPS architecture is reduced from its original five-
stage pipeline implementation to a four-stage pipeline imple-
mentation. This is achieved by shifting the data memory unit
and the branch instruction unit one stage forward.
In the traditional MIPS index addressing method, an oﬀ-
set value is added to a pointer address to form a new memory
address. For example, the instruction “lw $t2, 4($t0)” will
load the word at memory address ($t0+4) into register $t2.
The value “4” gives an oﬀset from the address stored in regis-
ter $t0. In our MIPS implementation, the addressing method
is simplified by removing the oﬀset calculation because most
of the time, the oﬀset is equal to zero. For example, to
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Table 4: MIPS machine language.
Category Instruction Format Example Meaning
Arithmetic
Add R add $s1, $s2, $s3 $s3 = $s1 + $s2
Subtract R sub $s1, $s2, $s3 $s3 = $s2 −$s1
Add Immediate I addi $s1, $s2, 100 $s2 = $s1 + 100
Data Transfer
Load Word I lw $s1, $s2, X $s2 = Memory[$s1]
Store Word I sw $s1, $s2, X Memory[$s1] = $s2
Logical
And R and $s1, $s2, $s3 $s3 = $s1 & $s2
Or R or $s1, $s2, $s3 $s3 = $s1| $s2
Shift Left Logical R sll $s1, X, $s3 $s3 = $s1 1
Shift Right Logical R srl $s1, X, $s3 $s3 = $s1 1
Conditional Branch
Branch on Equal I beq $s1, $s2, B If ($s1 = $s2) Go to B
Branch on Not Equal I bne $s1, $s2, B If ($s1 /= $s2) Go to B
Set on Less Than R slt $s1, $s2, $s3
If ($s2 > $s1) $s3 = 1;
Else $s3 = 0;
DWT
Add Shift R as1 $s1, $s2, $s3 $s3 = ($s1 + $s2) / 2
Add Shift Shift R as2 $s1, $s2, $s3 $s3 = ($s1 + $s2 + 2) / 4
DWT-1 R dwt1 $s1, X, $s3 $s3 = NewAddressCalculation ($s1)
DWT-2 R dwt2 $s1, X, $s3 $s3 = NewAddressCalculation ($s1)
DWT-3 R dwt3 $s1, X, $s3 $s3 = NewAddressCalculation ($s1)
DWT-4 R dwt4 $s1, X, $s3 $s3 = NewAddressCalculation ($s1)
$s1, $s2, $s3 – Registers, X–Not in used.
access the data stored in location ($t0+4), the address is first
obtained by adding “4” to the content of register $t0. Then,
an indirect addressing method “lw $t2, $t0” is used to load
the word at the memory address contained in $t0 into $t2.
The register $t0 contains the new address ($t0+4) and is
available directly from the output of the ALU or from the
ID/EX pipeline register. Hence, the data memory unit can be
shifted one stage forward in the proposed MIPS architecture.
This allows the data forwarding hardware to be simplified.
The branch instruction unit is also shifted one stage
forward in our modified MIPS processor in order to reduce
the number of stall instructions that are required after a
branch instruction. In addition, our MIPS architecture also
supports both the “branch not equal” and “branch equal”
instructions. By incorporating a comparator followed by a
XOR operation, the “branch not equal” and “branch equal”
are selected based on the result stored in register CMP.
Table 4 shows the MIPS instruction set used in our strip-
based image processing implementation. As can be seen, a
few instructions are added for the DWT implementation
besides the standard instructions given in [25]. The as1 and
as2 instructions are used to speed up the processing of the
DWT whereas the dwt1 to dwt4 instructions are used to
calculate the new memory address of the wavelet coeﬃcients
in the strip-buﬀer. Table 5 shows the device utilization sum-
mary for the proposed strip-based coding implementation.
The implementation uses 2366 slices which is approximately
17% of the Xilinx Spartan III FPGA. The number of
MIPS instructions needed for the DWT MODULE and
SPIHT MODULE is 261 and 626, respectively.
Table 5: Device utilization summary for the strip-based SPIHT-
ZTR architecture implementation.
Device utilization summary
Selected device Xilinx Spartan III 3S1500L-4 FPGA
Number of occupied slices 2366 out of 13312 (17%)
Number of slice flip flops 1272 out of 26624 (4%)
Number of 4 input LUTs 3416 out of 26624 (12%)
Software simulations using MATLAB were carried out to
evaluate the performance of our proposed strip-based image
coding using SPIHT-ZTR algorithm. The simulations were
conducted using the 5/3 DWT filter. All standard grey-scale
test images used are of size 512× 512 pixels. In our proposed
work, a four-scale DWT decomposition and a five-scale SOT
decomposition were performed using the proposed SPIHT-
ZTR coding with an SOT-C structure. The performance
of the proposed coding scheme was compared with the
traditional SPIHT coding. Both the binary-uncoded (SPIHT-
BU) and arithmetic-coded (SPIHT-AC) SPIHT coding were
also implemented with a four-scale DWT and a five-
scale SOT decomposition using the traditional 2 × 2 SOT
structure.
Table 6 shows the PSNR at various bit-rates (bpp) for
test images Lenna, Barbara, Goldhill, Peppers, Airplane,
and Baboon. Figure 14 shows the performance comparison
plot for SPIHT-AC, SPIHT-BU, and SPIHT-ZTR in terms
of average PSNR versus the average number of bits sent.
From the simulation results shown in Table 6, it can be seen
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Table 6: Performance of the proposed strip-based image coder using SPIHT-ZTR coding and SOT-C structure compared to the traditional
binary uncoded (SPIHT-BU) and arithmetic encoded (SPIHT-AC) SPIHT coding in terms of peak signal-to-noise ratio (dB) versus bit-rate
(bpp) for various grey-scale test images of size 512 × 512 pixels.
Peak Signal-to-Noise Ratio, PSNR (dB)
Bit-rates (Bpp) SPIHT-AC SPIHT-ZTR SPIHT-BU Bit-rates (Bpp) SPIHT-AC SPIHT-ZTR SPIHT-BU
Lenna Barbara
0.25 33.35 32.98 32.91 0.25 26.50 26.16 26.14
0.50 36.56 36.17 36.07 0.50 30.01 29.65 29.60
0.80 38.74 38.46 38.34 0.80 33.35 32.95 32.86
1.00 39.75 39.49 39.31 1.00 34.99 34.46 34.29
Goldhill Peppers
0.25 30.30 29.84 29.91 0.25 34.42 34.04 33.99
0.50 32.82 32.33 32.33 0.50 36.87 36.50 36.48
0.80 34.90 34.62 34.41 0.80 38.35 38.12 37.95
1.00 36.29 35.77 35.66 1.00 39.12 38.85 38.71
Airplane Baboon
0.25 33.35 32.93 32.78 0.25 24.20 24.03 23.88
0.50 37.31 36.81 36.68 0.50 26.49 25.89 25.95
0.80 40.45 40.01 39.83 0.80 28.56 28.25 28.07
1.00 42.01 41.40 41.26 1.00 30.02 29.48 29.38
Table 7: Memory requirements for the strip-based implementation of the traditional SPIHT coding using the original 2 × 2 SOT structure
and our proposed SPIHT-ZTR using SOT-C.
Coding Scheme
DWT SOT Minimum Memory Lines Needed at Type of Spatial Orientation Tree
Scale Scale each subband (DWT / SOT) (SOT) Structure
SPIHT-BU /
4 5 8/32
Original 2 × 2 structure with
SPIHT- AC [5] roots at LL subbands
Strip-based
4 5 8/8
Roots start from highest
SPIHT [10] LH, HL and HH subbands.
Our proposed Strip-
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Figure 14: Performance comparison of SPIHT-AC, SPIHT-BU and
SPIHT-ZTR in terms of peak signal-to-noise ratio (PSNR) versus
the number of bits sent (Kbits). (The comparison plots are in terms
of average PSNR values and average number of bits sent for all six
test images.)
that our proposed SPIHT-ZTR performs better than the
SPIHT-BU. An average PSNR improvement of 0.14 dB is
obtained at 1.00 bpp using the proposed coding scheme. This
is because the number of bits required to encode the image
at each bit-plane is fewer in SPIHT-ZTR when compared
to SPIHT-BU. In comparison with SPIHT-AC, although
SPIHT-ZTR gives a slightly lower PSNR performance, its
implementation is much less complex since there is no
arithmetic coding in SPIHT-ZTR.
Table 7 shows the comparison in memory requirements
needed for the strip-based implementation of our proposed
SPIHT-ZTR and that of those needed in [5] and [10]. It
should be noted that in the traditional SPIHT [5] coding,
a six-scale DWT decomposition and a seven-scale SOT
decomposition were originally applied on an image of size
512 × 512 pixels. However, for our comparison to be mean-
ingful, the memory requirements recorded here all involve
a four-scale DWT and a five-scale SOT-decomposition.
From Table 7, it can be seen that our proposed strip-based
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SPIHT-ZTR using SOT-C reduces the memory requirement
by 75% as compared to the traditional SPIHT using the orig-
inal 2× 2 SOT structure. Even though the strip-based SPIHT
coder proposed in [10] requires the same number of memory
lines as our proposed work, there is a significant degradation
in its performance since the number of zerotrees to be coded
is increased. This hypothesis has been shown in [10, 21].
Lastly, we have also verified that the result output from
our proposed hardware strip-based coder is similar to the
software simulation results.
7. Conclusion
The proposed architecture for strip-based image coding
using SPIHT-ZTR algorithm is able to reduce the complexity
of its hardware implementation considerably and it requires
a very much lower amount of memory for processing
and buﬀering compared to the traditional SPIHT coding
making it suitable for implementation in severely con-
strained hardware environments such as WSNs. Using the
proposed new 1D addressing method, wavelet coeﬃcients
generated from the DWT module are organized into the
strip-buﬀer in a predetermined location. This simplifies the
implementation of SPIHT-ZTR coding since the coding can
now be performed in two passes. Besides this, the proposed
modification on the SPIHT algorithm by reintroducing the
degree-0 zerotree coding results in a significant improvement
in compression eﬃciency. The proposed architecture is suc-
cessfully implemented using our designed MIPS processor
and the results have been verified through simulations using
MATLAB.
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